



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/672,975	09/26/2003	Robin Alexis Takasugi	10014268-1	3620

22879 7590 10/12/2005

HEWLETT PACKARD COMPANY
P O BOX 272400, 3404 E. HARMONY ROAD
INTELLECTUAL PROPERTY ADMINISTRATION
FORT COLLINS, CO 80527-2400

EXAMINER

TSAI, SHENG JEN

ART UNIT	PAPER NUMBER
----------	--------------

2186

DATE MAILED: 10/12/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/672,975

Applicant(s)

TAKASUGI ET AL.

Examiner

Sheng-Jen Tsai

Art Unit

2186

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 26 September 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-30 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 09/26/2003.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

PD

DETAILED ACTION

1. Claims 1-30 are presented for examination in this application (10,672,975) filed on September 26, 2003.

Acknowledgement is made to the Information Disclosure Statement received on September 26, 2003.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-12 and 15-30 are rejected under 35 U.S.C. 102(e) as being anticipated by Kaneko et al. (US 6,427,184).

As to claim 1, Kaneko et al. disclose **a prefetch controller** [Disk Drive with Prefetch and Writeback Algorithm for Sequential and Nearly Sequential Input/Output Streams (title); the magnetic disk processor, figure 1, 1] **for controlling retrieval of data from a data storage device** [magnetic disk devices (abstract); figure 1, 9A~9C] **in response to a current host command received from a host device** [Host, figure 1, 2], **the prefetch controller comprising:**

a sequential read detector [the I/O stream monitor, figure 1, 11] **configured to generate a new sequential read indication for the current host command if the current host command and a previously received host command specify read**

operations that are non-sequential [figure 3; figure 6; column 1, lines 23-33; column 2, lines 11-26; column 5, lines 15-67]; **and**
a transfer length generator configured to provide a first transfer length value [the first transfer length has an I/O stream size = I/O stream size + "size" (column 3, lines 10-31; column 5, lines 45)] **to the data storage device if the new sequential read indication is generated for the current host command** [column 3, lines 10-31; column 5, lines 45], **and provide a second transfer length value** [the second transfer length has an I/O stream size = "size" (column 3, lines 10-31; column 5, lines 45)] **to the data storage device if the new sequential read indication is not generated for the current host command** [column 3, lines 10-31; column 5, lines 45].

As to claim 2, Kaneko et al. teach that **the first transfer length value** [the first transfer length has an (I/O stream size) = (I/O stream size) + "size" (column 5, lines 45)] **is larger than the second transfer length value** [the second transfer length has an (I/O stream size) = "size" (column 5, line 33); and (I/O stream size) + "size" is greater than "size"].

As to claim 3, Kaneko et al. teach that **the sequential read detector comprises:**
operation compare logic configured to compare an operation specified in the current host command to an operation specified in the previously received host command, and generate a first indication for the current host command if the compared operations are both read operations [figure 3, S106 indicates if both are READ commands; column 5, lines 51-61].

As to claim 4, Kaneko et al. teach that **the sequential read detector further comprises:**
address compare logic configured to compare a first address associated with the current host command to a second address associated with the previously received host command, and generate a second indication for the current host command if the compared addresses are indicative of sequential operations [figure 3, S107 indicates if the difference of the addresses is greater or smaller than a threshold; column 2, lines 18-26; column 2, lines 66-67; column 3, lines 1-9].

As to claim 5, Kaneko et al. teach that **the sequential read detector further comprises: a sequential read indication generator configured to generate the new sequential read indication if the first and the second indications are not generated for the current host command** [figure 3; column 5, lines 15-67].

As to claim 6, Kaneko et al. teach that **the sequential read detector comprises: a plurality of registers** [figure 2 shows a plurality of entries, with each entry having a plurality of registers] **for storing an opcode specified in the current host command** [R/W type of entry 2], **an opcode specified in the previous host command** [R/W type of entry 1], **a start address associated with the current host command** [stream start address of entry 2], **and an end address associated with the previous host command** [stream start address of entry 1].

As to claim 7, Kaneko et al. teach that **the sequential read detector further comprises:**
opcode compare logic for comparing the stored opcodes [R/W type, figure 2];

address increment logic for incrementing the stored end address, thereby generating an incremented end address [last address + 1, column 2, lines 17-26]; and address compare logic for comparing the stored start address and the incremented end address [figure 3, S107].

As to claim 8, Kaneko et al. teach that **the sequential read detector further comprises:**
a sequential read indication generator configured to generate the new sequential read indication based on outputs of the opcode compare logic and the address compare logic [figure 3; column 2, lines 17-26; column 5, lines 15-67].

As to claim 9, Kaneko et al. teach that **the transfer length generator comprises:**
a first register for storing a prefetch value [prefetch size, figure 2; update prefetch size, figure 4];
a second register for storing a zero value [this corresponds to no prefetch]; and
a multiplexer coupled to the first and the second registers, the multiplexer responsive to the new sequential read indication for selectively outputting the prefetch value or the zero value [the corresponding multiplexer is the decision/selection of S103, figure 3, which indicates if there is a new sequential read, if a new sequential read is detected, S104 is executed without prefetch, essentially selecting a zero value for the prefetch size (figure 3; column 5, lines 15-67)].

As to claim 10, Kaneko et al. teach that **the transfer length generator further comprises:**
a third register for storing a transfer length value specified in the current host command [the I/O stream size (figure 2; figure 3, S105; column 2, lines 27-44; column 3, lines 10-31)].

As to claim 11, Kaneko et al. teach that **the transfer length generator further comprises:**
an adder for adding the value stored in the third register and the value output by the multiplexer [(I/O stream size) = (I/O stream size) + "size" (column 5, lines 45)].

As to claim 12, Kaneko et al. disclose **a method of transferring data between a host electronic device** [figure 1, 2] **and a data storage device** [figure 1, 3], **the method comprising:**
receiving a current read command [figure 2] **from the host electronic device, the current read command specifying a first transfer length value** [I/O stream size, figure 2];
identifying whether the current read command is non-sequential to a previously received read command [figure 3; column 2, lines 17-26];
adding a prefetch length value [prefetch size] **to the first transfer length value if the current read command and the previous read command are non-sequential, thereby generating a second transfer length value** [(I/O stream size) = (I/O stream size) + "size" (column 5, lines 45)].; **and**
outputting the second transfer length value to the data storage device [figure 1].

Art Unit: 2186

As to claim 15, refer to “As to claim 3” and “As to claim 4.”

As to claim 16, refer to “As to claim 9” and “As to claim 11.”

As to claim 17, Kaneko et al. disclose a **memory device** [figure 1, 3]

comprising:

storage means for storing data [figure 1, 9A~9C];

host [figure 1, 2] **interface means for receiving host commands from a host**

electronic device [figure 1, 1];

sequential read detection means for identifying whether a current host command specifies a non-sequential read operation [refer to “As to claim 1”]; and

transfer length generation means for adding a prefetch length value to a transfer length value specified in the current host command if the current host command specifies a non-sequential read operation, the transfer length generation means configured to output a sum of the prefetch length value and the transfer length value to the storage means [refer to “As to claim 1” and “As to claim 12”].

As to claim 18, refer to “As to claim 15.”

As to claim 19, refer to “As to claim 9” and “As to claim 11.”

As to claim 20, refer to “As to claim 1,” “As to claim 12,” and “As to claim 17.”

As to claim 21, refer to “As to claim 2.”

As to claim 22, refer to “As to claim 3.”

As to claim 23, refer to “As to claim 4.”

As to claim 24, refer to “As to claim 5.”

As to claim 25, Kaneko et al. teach that **the computer-readable medium of claim 20, wherein the method further comprises:**
storing an opcode specified in the current host command, an opcode specified in the previous host command, a start address associated with the current host command, and an end address associated with the previous host command
[figure 2].

As to claim 26, refer to "As to claim 9" and "As to claim 11." Also, column 2, lines 17-26.

As to claim 27, refer to "As to claim 9" and "As to claim 11."

As to claim 28, refer to "As to claim 9."

As to claim 29, refer to "As to claim 10."

As to claim 30, refer to "As to claim 11."

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 13-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kaneko et al. (US 6,427,184), and in view of Kanai et al. (US 6,341,335).

Regarding claims 13-14, Kaneko et al. do not explicitly mention buffering the data received from the storage device and outputting the buffered data to the host.

However, Kaneko et al. do teach the prefetch operations to reduce memory access latency, and it is well known and understood in the art that prefetched data

needs to be buffered since it has not been explicitly requested by the host and can not be forwarded to the host.

Further, Kanai et al. teach in their invention "Information Processing System for Read Ahead Buffer memory Equipped with Register and Memory Controller" using buffer memory to store prefetched data [figure 1, 8 shows the buffer memory; figure 5; figure 7; figure 9; figure 12; abstract; column 5, lines 44-57].

As is well known in the art, access latency can be reduced and fetch speed can be made faster with the use of buffer memory [Kanai et al., column 5, lines 44-57].

Therefore, it would have been obvious for one of ordinary skills in the art at the time of Applicants' invention to recognize the common and widely adopted practice of using buffer memory to store prefetched data, as demonstrated by Kanai et al., and the lack of patentable significance of this limitation.

6. *Related Prior Art*

The following list of prior art is considered to be pertinent to applicant's invention, but not relied upon for claim analysis conducted above.

- Greiner et al., (US 6,216,208), "Prefetch Queue Responsive to Read Request Sequences."
- Bates, Jr. et al., (US 6,253,289), "Maximizing Sequential Read Stream While Minimizing the Impact on cache and Other Applications."
- Hicken et al., (US 6,092,149), "Disk Drive cache System Using a Dynamic Priority Sequential Stream of Data Segments Continuously Adapted According to Prefetched Sequential Random, and Repeating types of Accesses."

- Desai et al., (US 6,789,171), "Computer System Implementing a Multi-threaded Stride Prediction Read Ahead Algorithm."
- Yu et al., (US 6,606,717), "Cache Control method and System for Mixed Streaming and Non-Streaming data."
- Henry et al., (US 6,917,990), "Method and Structure for Read Prefetch in a Storage Complex Architecture."


Conclusion

7. Claims 1-30 are rejected as explained above.
8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sheng-Jen Tsai whose telephone number is 571-272-4244. The examiner can normally be reached on 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sheng-Jen Tsai
Examiner


PIERRE BATAILLE
PRIMARY EXAMINER
10/06/05